Skip to content
#

error-detection-correction

Here are 27 public repositories matching this topic...

A fault-tolerant, pipelined RISC-V processor system implemented in Verilog, featuring Triple Modular Redundancy (TMR), SECDED memory protection, error injection, and robust recovery mechanisms. Designed for research, education, and prototyping of reliable digital systems.

  • Updated Jun 26, 2025
  • Verilog

Add this topic to your repo

To associate your repository with the error-detection-correction topic, visit your repo's landing page and select "manage topics."

Learn more