A complete open-source design-for-testing (DFT) Solution
-
Updated
Aug 30, 2025 - Swift
A complete open-source design-for-testing (DFT) Solution
FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
Logic circuit analysis and optimization
A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.
Combinational ATPG generator based on D-Algorithm
Generate ATPG for fault detection on Verilog circuits. C++/QT
Algorithm that extracts a circuit from a netlist and performs fault collapsing
Path-Oriented Decision Making (PODEM) algorithm for Automatic Test Pattern Generation (ATPG).
Scan insertion and design of a LBIST wrapper for a RISC-V core for stuck-at fault model
Raspberry Pi 4 is used to drive ATPG stuck-at patterns to an IC. Python is used to drive the patterns and check for expected levels on the scan_out pins (4 chains in this example). A Perl script is used to parse the ATP pattern data into Python lists (I prefer to parse text files using Perl).
an implementation of the FAN ATPG algorithm in c++ and verilog.
Fault Simulation | Parallel Fault Simulation | Deductive fault Simulation | Test Coverage
Simple EDA tool for fault reduction and testing for combinational circuits
A scientific framework for researching automatic test pattern generation (ATPG)
To associate your repository with the atpg topic, visit your repo's landing page and select "manage topics."